

SLVSC11A -JUNE 2013-REVISED JUNE 2013

# 5V/12V eFuse with Over Voltage Protection and Blocking FET Control

Check for Samples: TPS2592Ax, TPS2592Bx

## FEATURES

- 12V Protection TPS2592Ax
- 5V Protection TPS2592Bx
- Integrated 28mΩ Pass MOSFET
- Absolute Maximum Voltage of 20V
- Programmable Current Limit (±15% Accuracy)
- Blocking FET Driver
- Fixed Over Voltage Setting
- Programmable OUT Slew Rate, UVLO
- Built-in Thermal Shutdown
- UL Recognition Pending
- Safe during Single Point Failure Test (UL60950)
- Small Foot Print 10L (3mm x 3mm) VSON

## APPLICATIONS

- HDD and SSD Drives
- Set Top Boxes
- Servers / AUX Supplies
- Fan Control
- PCI/PCIe Cards
- Switches/Routers

## Application Schematic



## DESCRIPTION

The TPS2592xx family of eFuses are highly integrated circuit protection and power management solutions in a tiny package. With few external components and multiple protection modes, they are a robust defense against overloads, shorts circuits, voltage surges, excessive inrush current, and reverse current. Only one external resistor is required for setting the current limit level, which has a typical accuracy of ±15%. Over voltage events are limited by internal clamping circuits to a safe fixed maximum, with no external components required. TPS2592Ax devices provide over voltage protection (OVP) for 12V systems and TPS2592Bx devices for 5V systems. In cases with particular voltage ramp requirements, a dV/dT pin is provided that can be programmed with a single capacitor to ensure proper output ramp rates. Many systems, such as SSDs, must not allow holdup capacitance energy to dump back through the FET body diode onto a drooping or shorted bus. The BFET pin is for such systems. An external NFET can be connected "back to back" with the TPS2592xx output and the gate driven by BFET. When the TPS2592xx is disabled, then current flow is stopped in both directions. TPS2592xL parts will latch off after a fault and TPS2592xA parts will attempt to restart after the thermal shutoff resets.

## **Transient: Output Short Circuit**



## PRODUCT INFORMATION

PART NUMBER	UVLO	OVERVOLTAGE CLAMP (TYP)	FAULT RESPONSE	STATUS
TPS2592AA	4.3 V	15.0 V	Auto Retry	Active
TPS2592BA	4.3 V	6.1 V	Auto Retry	Preview
TPS2592AL	4.3 V	15.0 V	Latched	Preview
TPS2592BL	4.3 V	6.1 V	Latched	Active



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS2592Ax TPS2592Bx

SLVSC11A –JUNE 2013–REVISED JUNE 2013

www.ti.com

TRUMENTS

#### ORDERING INFORMATION<sup>(1)</sup>

PART NUMBER	PART MARKING	PACKAGE
TPS2592ALDRC	2592AL	10-pin DRC
TPS2592AADRC	2592AA	10-pin DRC
TPS2592BLDRC	2592BL	10-pin DRC
TPS2592BADRC	2592BA	10-pin DRC

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VA	VALUE <sup>(2)</sup>		
		MIN	MAX	UNIT	
Supply voltage range <sup>(3)</sup>	VIN	-0.3	20		
Supply voltage range	VIN (10ms Transient)		22	v	
Output voltage	OUT	-0.3	VIN + 0.3	V	
ILIM		-0.3	7	V	
EN/UVLO		-0.3	7	V	
dV/dT		-0.3	7	V	
BFET		-0.3	30	V	
Electrostatic discharge	Human body model <sup>(4)</sup>		±2000	V	
	Charged-device model <sup>(5)</sup>		±500	V	
Continuous power dissipation		See Th	ermal Charact	eristics	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

(4) Tested in accordance with JEDEC Standard 22, Test Method C101-A

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A

## THERMAL CHARACTERISTICS<sup>(1)</sup>

		TPS2592xx	
		DRC (10) PINS	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	45.9	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	53	
$\theta_{JB}$	Junction-to-board thermal resistance	21.2	°C M/
$\Psi_{JT}$	Junction-to-top characterization parameter	1.2	°C/w
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	21.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	5.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
	VIN TPS2592Ax	4.5	12	13.8	
	VIN TPS2592Bx	4.5	5	5.5	
Input voltage range	BFET	0		VIN+6	V
	dV/dT, EN/UVLO	0		6	
	ILIM	0		3.3	
Resistance	ILIM	40.2	100	162	kΩ
External capacitance	OUT	0.1	1	1000	μF
	dV/dT		1	1000	nF
Operating junction temperature range, T <sub>J</sub>		-40	25	125	°C
Operating Ambient temperature range, T <sub>A</sub>		-40	25	85	°C

## ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ , VIN = 12V for TPS2592Ax, VIN = 5V for TPS2592Bx,  $V_{EN/UVLO} = 2V$ ,  $R_{ILIM} = 100k\Omega$ ,  $C_{dVdT} = OPEN$ . All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN (INPUT SUP	PLY)					
V <sub>UVR</sub>	UVLO threshold, rising		4.15	4.3	4.45	V
V <sub>UVhyst</sub>	UVLO hysteresis			5.4%		
10		Enabled: EN/UVLO = 2V, TPS2592AX	0.2	0.42	0.65	mA
IQON	Supply current	Enabled: EN/UVLO = 2V, TPS2592Bx	0.4	0.62	0.80	mA
IQ <sub>OFF</sub>		EN/UVLO = 0V		0.1	0.25	mA
		VIN > 16.5V, I <sub>OUT</sub> = 10mA, TPS2592Ax	13.8	15	16.5	
V <sub>ovc</sub>	Over-voltage clamp	TPS2592Bx, VIN > 6.75V, $I_{OUT}$ = 10 mA, -40°C ≤ T <sub>J</sub> ≤ 85°C	5.5	6.1	6.75	V
		TPS2592Bx, VIN > 6.75V, $I_{OUT}$ = 10 mA, -40°C ≤ T <sub>J</sub> ≤ 125°C	5.25	6.1	6.75	
EN/UVLO (ENAE	LE/UVLO INPUT)					
V <sub>ENR</sub>	EN Threshold voltage, rising		1.37	1.4	1.44	V
V <sub>ENF</sub>	EN Threshold voltage, falling		1.32	1.35	1.39	V
I <sub>EN</sub>	EN Input leakage current	$0 V \le V_{EN} \le 5V$	-100	0	100	nA
T <sub>OFFdly</sub>	Turn Off delay	EN $\downarrow$ to BFET $\downarrow$ , C <sub>BFET</sub> = 0		0.4		μs
dV/dT (OUTPUT	RAMP CONTROL)					
		TPS2592Ax, EN/UVLO $\rightarrow$ H to OUT = 11.7V, $C_{dVdT}$ = 0	0.7	1	1.3	
		TPS2592Bx, EN/UVLO $\rightarrow$ H to OUT = 4.9V, $C_{dVdT}$ = 0	0.28	0.4	0.52	
T <sub>dVdT</sub>	Output ramp time	TPS2592AX, EN/UVLO $\rightarrow$ H to OUT = 11.7V, $C_{dVdT}$ = 1 nF		12		ms
		TPS2592Bx, EN/UVLO $\rightarrow$ H to OUT = 4.9V, $C_{dVdT}$ = 1 nF		5		
I <sub>dVdT</sub>	dV/dT Charging current	V <sub>dVdT</sub> = 0 V		220		nA
R <sub>dVdT_disch</sub>	dV/dT Discharging resistance	$EN/UVLO = 0$ V, $I_{dVdT} = 10$ mA sinking	50	73	100	Ω
V <sub>dVdTmax</sub>	dV/dT Max capacitor voltage			5.5		V
GAIN <sub>dVdT</sub>	dV/dT to OUT gain	ΔV <sub>dVdT</sub>		4.85		V/V

TEXAS INSTRUMENTS

www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ , VIN = 12V for TPS2592Ax, VIN = 5V for TPS2592Bx,  $V_{EN/UVLO} = 2V$ ,  $R_{ILIM} = 100k\Omega$ ,  $C_{dVdT} = OPEN$ . All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
ILIM (CURRENT	LIMIT PROGRAMMING)						
I <sub>ILIM</sub>	ILIM Bias current			10		μA	
		$R_{ILIM}$ = 45.3 kΩ, $V_{VIN-OUT}$ = 1 V	1.79	2.10	2.42		
I <sub>OL</sub>		$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	3.46	3.75	4.03	А	
		$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	4.4	5.2	6		
I <sub>OL-R-Short</sub>	Overload current limit	$R_{ILIM} = 0 \Omega$ , Shorted Resistor Current Limit (Single Point Failure Test: UL60950)		0.7		А	
I <sub>OL-R-Open</sub>		R <sub>ILIM</sub> = OPEN, Open Resistor Current Limit (Single Point Failure Test: UL60950)		0.55		А	
		$R_{ILIM}$ = 45.3 kΩ, $V_{VIN-OUT}$ = 5 V, TPS2592Bx	1.72	2.05	2.38		
		R <sub>ILIM</sub> = 45.3 kΩ, V <sub>VIN-OUT</sub> = 12 V, TPS2592Ax	1.66	1.98	2.29		
I <sub>SCL</sub>	Chart aircuit aurrant limit	$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 5 \text{ V}, \text{TPS2592Bx}$	3.14	3.56	3.98	٨	
	Short-circuit current limit	$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}, \text{TPS2592Ax}$	2.90	3.32	3.75	A	
		$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 5 \text{ V}, \text{TPS2592Bx}$	4.12	4.86	5.60		
		$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}, \text{TPS2592Ax}$	3.75	4.42	5.10		
RATIO <sub>FASTRIP</sub>	Fast-Trip comparator level w.r.t. overload current limit	I <sub>FASTRIP</sub> : I <sub>OL</sub>		160%			
T <sub>FastOffDly</sub>	Fast-Trip comparator delay	I <sub>OUT</sub> > I <sub>FASTRIP</sub>		3		μs	
V <sub>OpenILIM</sub>	ILIM Open resistor detect threshold	V <sub>ILIM</sub> Rising, R <sub>ILIM</sub> = OPEN		3.1		V	
OUT (PASS FET	OUTPUT)						
T <sub>ON</sub>	Turn-on delay	$\text{EN/UVLO} \rightarrow \text{H}$ to $I_{\text{VIN}}$ = 100mA, 1A resistive load at OUT		220		μs	
D	FET ON resistance	$T_J = 25^{\circ}C$	21	28	33		
R <sub>DSon</sub>		$T_{\rm J} = 125^{\circ}C^{(1)}$		39	46	mΩ	
I <sub>OUT-OFF-LKG</sub>	OUT Dias surrent in off state	$V_{EN/UVLO} = 0 V, V_{OUT} = 0 V$ (Sourcing)	-5	0	1		
IOUT-OFF-SINK	OUT Blas current in on state	$V_{EN/UVLO} = 0V, V_{OUT} = 300 \text{ mV}$ (Sinking)	10	15	20	μΑ	
BFET (BLOCKIN	G FET GATE DRIVER)						
I <sub>BFET</sub>	BFET Charging current	V <sub>BFET</sub> = V <sub>OUT</sub>		2		μA	
V <sub>BFETmax</sub>	BFET Clamp voltage			V <sub>VIN+6.4</sub>		V	
R <sub>BFETdisch</sub>	BFET Discharging resistance	$V_{EN/UVLO} = 0 V, I_{BFET} = 100 A$	15	26	36	Ω	
т	REET Turn on duration	$\text{EN/UVLO} \rightarrow \text{H}$ to $\text{V}_{\text{BFET}}$ = 12 V, $\text{C}_{\text{BFET}}$ = 1 nF		4.2		me	
BFET-ON	BFET Tum-on duration	$\text{EN/UVLO} \rightarrow \text{H}$ to $\text{VB}_{\text{FET}}$ = 12 V, $\text{C}_{\text{BFET}}$ = 10 nF		42		1115	
-	PEET Turn off duration	$\text{EN/UVLO} \rightarrow \text{L}$ to $_{\text{VBFET}}$ = 1 V, $\text{C}_{\text{BFET}}$ = 1 nF		0.4			
BFET-OFF		$\text{EN/UVLO} \rightarrow \text{L}$ to $\text{V}_{\text{BFET}}$ = 1 V, $\text{C}_{\text{BFET}}$ = 10 nF		1.4		μs	
TSD (THERMAL	SHUT DOWN)						
T <sub>SHDN</sub>	TSD Threshold, rising <sup>(1)</sup>			160		°C	
T <sub>SHDNhyst</sub>	TSD Hysteresis <sup>(1)</sup>			10		°C	
		TPS2592xL		LATCHED			
	Thermal fault: latched or autoretry	TPS2592xA		AUTO- RETRY			

(1) The limits for these parameters are specified based on characterization data, and are not tested during production.



TPS2592Ax TPS2592Bx SLVSC11A – JUNE 2013–REVISED JUNE 2013

www.ti.com

### **TYPICAL CHARACTERISTICS**

 $T_{J} = 25^{\circ}C, V_{VIN} = 12 \text{ V for TPS2592Ax}, V_{VIN} = 5 \text{ V for TPS2592Bx}, V_{EN/UVLO} = 2 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, C_{VIN} = 0.1 \text{ }\mu\text{F}, C_{OUT} = 1 \mu\text{F}, C_{dVdT} = 0 \text{ PEN (unless stated otherwise)}$ 



TPS2592Ax TPS2592Bx SLVSC11A –JUNE 2013–REVISED JUNE 2013



www.ti.com



Submit Documentation Feedback

6





## **TYPICAL CHARACTERISTICS (continued)**

 $T_{J} = 25^{\circ}C, V_{VIN} = 12 \text{ V for TPS2592Ax}, V_{VIN} = 5 \text{ V for TPS2592Bx}, V_{EN/UVLO} = 2 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, C_{VIN} = 0.1 \text{ }\mu\text{F}, C_{OUT} = 1 \mu\text{F}, C_{dVdT} = OPEN \text{ (unless stated otherwise)}$ 





8



www.ti.com

TPS2592Ax TPS2592Bx SLVSC11A -JUNE 2013-REVISED JUNE 2013



### **TYPICAL CHARACTERISTICS (continued)**

 $T_{J} = 25^{\circ}C, V_{VIN} = 12 \text{ V for TPS2592Ax}, V_{VIN} = 5 \text{ V for TPS2592Bx}, V_{EN/UVLO} = 2 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, C_{VIN} = 0.1 \text{ }\mu\text{F}, C_{OUT} = 1 \mu\text{F}, C_{dVdT} = 0 \text{ OPEN} \text{ (unless stated otherwise)}$ 



TPS2592Ax TPS2592Bx SLVSC11A –JUNE 2013–REVISED JUNE 2013 TEXAS INSTRUMENTS

www.ti.com



Figure 36. TRANSIENT: OUTPUT SHORT CIRCUIT

Figure 35. V<sub>OpenILIM</sub> vs TEMPERATURE





## **TYPICAL CHARACTERISTICS (continued)**

 $T_{J} = 25^{\circ}C, V_{VIN} = 12 \text{ V for TPS2592Ax}, V_{VIN} = 5 \text{ V for TPS2592Bx}, V_{EN/UVLO} = 2 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, C_{VIN} = 0.1 \text{ }\mu\text{F}, C_{OUT} = 1 \mu\text{F}, C_{dVdT} = OPEN \text{ (unless stated otherwise)}$ 



TEXAS INSTRUMENTS

www.ti.com





## DRC PACKAGE (TOP VIEW)



#### **PIN DESCRIPTIONS**

PIN		DESCRIPTION	
NAME	NO.	DESCRIPTION	
SUPPLY PI	NS		
VIN	3-5	Input Supply Voltage	
GND	Power Pad	GND	
CONTROL	PINS		
dV/dT	1	Tie a capacitor from this pin to GND to control the ramp rate of OUT at device turn-on.	
EN/UVLO 2		This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET.	
		As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.	
BFET	9	Connect this pin to the gate of a blocking NFET. See detailed pin description and application note in this datasheet.	
ILIM	10	A resistor from this pin to GND will set the overload and short circuit limit.	
LOAD PINS	5		
OUT	6-8	Output of the device	



#### **DEVICE OPERATION**

The TPS2592xx is a hot-swap controller with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage threshold ( $V_{UVLO}$ ), the device samples the EN/UVLO pin. A high level on this pin will enable the internal MOSFET and also start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device and external FET (if connected) will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (i.e., below  $V_{ENF}$ ), the internal MOSFET is turned off and BFET pin is discharged, thereby blocking the flow of current from VIN to OUT. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

Having successfully completed its start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit  $I_{OL}$  is not exceeded and input voltage spikes are safely clamped to  $V_{OVC}$  level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature ( $T_J$ ) exceeds  $T_{SHDN}$ , typically 160°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In the TPS2592xL, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS2592xA device will remain off during a cooling period until device temperature falls below  $T_{SHDN} - 10^{\circ}$ C, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.

#### DETAILED PIN DESCRIPTION

**GND:** This is the most negative voltage in the circuit and is used as a reference for all voltage measurements unless otherwise specified.

**VIN:** Input voltage to the TPS2592xx. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5V - 13.8V for TPS2592Ax and 4.5V - 5.5V for TPS2592Bx. The device can continuously sustain a voltage of 20V on VIN pin. However, above the recommended maximum bus voltage, the device will be in over-voltage protection (OVP) mode, limiting the output voltage to V<sub>OVC</sub>. The power dissipation in OVP mode is  $P_{D_OVP} = (V_{VIN} - V_{OVC})^*I_{OUT}$ , which can potentially heat up the device and cause thermal shutdown.

**dV/dT:** Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum  $T_{dVdT}$ ) on the output. Equation governing slew rate at start-up is shown below:

$$I_{dVdT} = (C_{EXT} + C_{INT}) \times \frac{\left(\frac{dV_{OUT}}{dT}\right)}{GAIN_{dVdT}}$$

Where:

$$\begin{split} & \mathsf{I}_{\mathsf{dVdT}} = 220 \text{ nA (TYP)} \\ & \mathsf{C}_{\mathsf{INT}} = \mathsf{70pF} (\mathsf{TYP}) \\ & \mathsf{GAIN}_{\mathsf{dVdT}} = 4.85 \\ & \frac{\mathsf{dV}_{\mathsf{OUT}}}{\mathsf{dT}} = \text{ Desired output slew rate} \end{split}$$

The total ramp time  $(T_{dVdT})$  for 0 to VIN can be calculated using the following equation:

$$T_{dVdT} = 10^6 \times VIN \times (C_{EXT} + 70 pF)$$

For details on how to select an appropriate charging time/rate, refer to the applications section: "INRUSH CURRENT AND POWER DISSIPATION DURING START-UP".

**BFET:** Connect this pin to an external NFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. BFET pin is controlled by either UVLO event or EN/UVLO (see table below). BFET can source charging current of  $2\mu A$  (TYP) and sink (discharge) current from the gate of the external FET via a  $26\Omega$  internal discharge resistor to initiate fast turn-off, typically <1  $\mu$ s.

(1)

(2)

Copyright © 2013, Texas Instruments Incorporated

I TEXAS INSTRUMENTS

www.ti.com

EN/UVLO > V <sub>ENR</sub>	VIN>V <sub>UVR</sub>	BFET Mode
Н	н	Charge
Х	L	Discharge
L	Х	Discharge

**EN/UVLO:** As an input pin, it controls both the ON/OFF state of the internal MOSFET and that of the external blocking FET. In its high state, the internal MOSFET is enabled and charging begins for the gate of external FET. A low on this pin will turn off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the TPS2592xL by toggling this pin ( $H\rightarrow L$ ).

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1us typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turn-off of the BFET driver, thereby stopping the flow of reverse current (see typical application diagram, Figure 47). For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND

**ILIM:** The device continuously monitors the load current and keeps it limited to the value programmed by RILIM. After start-up event and during normal operation, current limit is set to I<sub>OL</sub> (over-load current limit).

$$I_{OL} = (0.7 + 3 \times 10^{-5} \times R_{ILIM})$$

(3)

When power dissipation in the internal MOSFET [ $P_D = (V_{VIN} - V_{OUT}) \times I_{OUT}$ ] exceeds 10W, there is a 2% – 12% thermal foldback in the current limit value so that  $I_{OL}$  drops to  $I_{SC}$ . In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature.



Figure 43. Thermal Foldback in Current Limit

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the TPS2592 incorporates a fast-trip comparator, which shuts down the pass device very quickly when  $I_{OUT} > I_{FASTRIP}$ , and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed overload current limit ( $I_{FASTRIP} = 1.6 \times I_{OL}$ ). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to  $I_{OL}$  (see figure below).



TPS2592Ax TPS2592Bx SLVSC11A – JUNE 2013– REVISED JUNE 2013







Figure 45. Fast-Trip and Current Limit Amplifier Response for Short Circuit

TPS2592Ax TPS2592Bx SLVSC11A –JUNE 2013–REVISED JUNE 2013



www.ti.com

## TYPICAL APPLICATIONS



### Figure 46. Simple e-Fuse (Current-Limiter): Application with Output Ramp-Rate Control



Figure 47. Reverse Current Protection (e.g., SSD) Application with Blocking FET C<sub>HOLD-UP</sub> (TPS2592 UVLO is used as power fail comparator)



Figure 48. Reverse Current Protection Application with External Blocking Controller (TPS2413 is used as reverse current comparator)



#### **APPLICATION INFORMATION**

#### INRUSH CURRENT AND POWER DISSIPATION DURING START-UP

A successful design needs to keep the junction temperature of TPS2592 well below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up.

During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and the power dissipated decreases as well. Typical ramp-up of output voltage  $V_{OUT}$  with inrush current limit is shown in Figure 49 and variation of power dissipation with ramp-up time is plotted in Figure 50. The average power dissipated in the device during start-up is equal to area of triangular plot as highlighted.



Figure 49. Start-Up Waveform

For the TPS2592, the inrush current is determined as:

$$I = C \times \frac{dv}{dt} \Longrightarrow I_{INRUSH} = C_{OUT} \times \frac{V_{VIN}}{T_{dvdt}}$$

Power dissipation during start-up will be:

 $P_{INRUSH} = 0.5 \times V_{VIN} \times I_{INRUSH}$ 

The above calculation assumes that load does not draw any current until the output voltage has reached its final value.

If the load draws current during the turn-on sequence, there will be additional power dissipated during the startup phase. Considering a resistive load  $R_L$ , load current ramps up proportionally with increase in output voltage during  $T_{dvdt}$  time. Typical ramp-up of output voltage  $V_{OUT}$  and Load current is shown in Figure 51 and variation of power dissipation with ramp-up time is plotted in Figure 52. The additional power dissipation during start-up phase is represented and calculated as follows:

$$V_{\text{DS}}(t) = V_{\text{VIN}} \times \left(1 - \frac{t}{T_{\text{dvdt}}}\right)$$

$$I_{\text{LOAD}}(t) = \left(\frac{V_{\text{VIN}}}{R_{\text{L}}}\right) \times \frac{t}{T_{\text{dvdt}}}$$
(6)
(7)

Average energy loss due in FET during charging time due to resistive load is given by:

$$W_{\mathsf{Tdvdt}} = \int_{0}^{\mathsf{Tdvdt}} V_{\mathsf{VIN}} \times (1 - \frac{t}{\mathsf{T}_{\mathsf{dvdt}}}) \times \left(\frac{\mathsf{V}_{\mathsf{VIN}}}{\mathsf{R}_{\mathsf{L}}} \times \frac{t}{\mathsf{T}_{\mathsf{dvdt}}}\right) \mathsf{dt}$$

Copyright © 2013, Texas Instruments Incorporated

Tdydt

12.00 14.00 Cout : 470uF, Vcc : 12V 12.00 10.00 Cdvdt: 3.3nF 10.00 ŝ 8 000 Dissipattion 8.00 6.000 3 6.00 Power 4.000 4.00 2.00 2.00 linrush : 0.14A 40 43 46 49 52 55 58 61 64 67 70 73 76 79 82 85 88 91 94 97 100 10 13 Charge Time Tdvdt (%)

Typical Power Dissipation graph with start-up time

Figure 50. P<sub>DISS</sub> During Start-Up

(4)

(5)

(8)

### TPS2592Ax TPS2592Bx

XAS STRUMENTS

www.ti.com

(11)

SLVSC11A -JUNE 2013-REVISED JUNE 2013







Linearizing the parabolic equation and representing as triangle, the average power loss is:

$$P_{\text{DISS}\_\text{LOAD}} = \left(\frac{1}{6}\right) \times \frac{V_{\text{VIN}}^2}{R_L}$$
(9)  
Total power dissipated in the device during startup is:  

$$P_{\text{STARTUP}} = P_{\text{INRUSH}} + P_{\text{DISS}\_\text{LOAD}}$$
(10)

Total current during startup is given by:

 $I_{\text{STARTUP}} = I_{\text{INRUSH}} + I_{\text{LOAD}}(t)$ 

If  $I_{STARTUP} > I_{LIM}$ , the device limits the current to  $I_{LIM}$  and the minimum charging time is determined by:

$$T_{dvdt_min} = C_{OUT} \times \frac{V_{VIN}}{I_{LIM}}$$
(12)

Power dissipation for a selected start-up time should not exceed the limits shown in below plots as shaded area. Typical curves for no load and load are shown in Figure 53 and Figure 54.









(15)

(20)



#### www.ti.com

#### Example:

 $V_{VIN}$  = 12V,  $C_{OUT}$  = 470uF, and Load:  $R_L$  = 12 $\Omega$ As a first choice, let  $C_{EXT}$  =  $C_{dVdT}$  = 3.3nF:

$$T_{dvdt} = 10^6 \times 12 \times (100 \text{pF} + 70 \text{pF}) = 2.04 \text{ms}$$
 (13)

$$I_{\rm INRUSH} = \left(470 \times 10^{-6}\right) \times \left(\frac{12}{2.04 \times 10^{-3}}\right) = 2.764 \, {\rm A}$$
(14)

$$P_{INRUSH} = 0.5 \times 12 \times 2.764 = 16.584 W$$

$$P_{\text{DISS}\_\text{LOAD}} = \left(\frac{1}{6}\right) \times \left(\frac{(12 \times 12)}{3}\right) = 2.00 \text{ W}$$
(16)

$$P_{\text{STARTUP}} = (16.584 + 2.00) = 18.84 \,\text{W}$$
 (17)

The power dissipated is well above the shaded area of power dissipation graph; to have safe operating power area, increase the capacitance

As a second choice, let  $C_{EXT} = C_{dVdT} = 0.47$  nF:

$$T_{dvdt} = 10^6 \times 12 \times (470 pF + 70 pF) = 6.48 ms$$
 (18)

$$I_{\text{INRUSH}} = \left(470 \times 10^{(-6)}\right) \times \left(\frac{12}{6.48 \times 10^{(-3)}}\right) = 0.87\text{A}$$
(19)

$$P_{INRUSH} = 0.5 \times 12 \times 0.87 = 5.22 W$$

$$P_{\text{DISS}\_\text{LOAD}} = \left(\frac{1}{6}\right) \times \left(\frac{(12 \times 12)}{12}\right) = 2.00 \text{ W}$$
(21)

$$P_{\text{STARTUP}} = (5.22 + 2.00) = 7.22 \,\text{W}$$
 (22)

The power dissipated is well below the shaded area of the power dissipation graph. The following table illustrates the acceptability for different  $C_{dVdT}$  capacitances.

Capacitance C <sub>dVdT</sub> (nF)	0.10	0.47	3.30	27.0
Charging Time T <sub>dvdt</sub> (ms)	2.0	6.5	40.5	325
Power Dissipation (W)	18.84	7.22	2.84	2.10
Limits	Not OK	OK	OK	Not OK

Page

# **REVISION HISTORY**

Changes from Original (June 2013) to Revision A	
---	--

•	Changed from Product Preview to Production Data	1
---	---	---



28-Jun-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS2592AADRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	Samples
TPS2592AADRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	Samples
TPS2592BLDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BL	Samples
TPS2592BLDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



28-Jun-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



## DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications					
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive				
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications				
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers				
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps				
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy				
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial				
Interface	interface.ti.com	Medical	www.ti.com/medical				
Logic	logic.ti.com	Security	www.ti.com/security				
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense				
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video				
RFID	www.ti-rfid.com						
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com				
Wireless Connectivity	www.ti.com/wirelessconr	/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated